Spirent Communications last week announced a collaboration with Synopsys to deliver a networking system-on-chip (SoC) verification solution to bridge the gap between pre- and post-silicon verification.
The Spirent Chip Design Verification Solution speeds up the entire silicon development lifecycle and delivers significant cost savings by identifying and addressing issues in the IC design phase and before manufacturing starts. Combining network testing technology from the leading Ethernet test company with an industry-leading emulation system provides more accurate and faster verification for Ethernet SoCs.
Spirent and Synopsys collaborate to accelerate the silicon development time-to-market with new networking SoC test solution that bridges the gap between pre-silicon and post-silicon verification.
Spirent’s TestCenter platform is a networking traffic generator, providing automated, scalable and accurate Ethernet test patterns, which are a necessity for networking ASIC and SoC verification engineers. It is tightly integrated with Synopsys ZeBu Server, a leading emulation system, enabling pre-silicon SoC validation from 1G to 800G. The integration between the traffic generator and ZeBu Server is time-synced, which allows accurate and realistic Layer 2-3 traffic generation and real-time results analysis.
Malathi Malla, Head of Go to Market Strategy and Operations of Cloud & IP at Spirent Communications
Together with Synopsys, we are providing access to the latest Chip Design Verification solution that allows our customers to identify critical problems early in the design lifecycle and accelerate their time to market.
Susheel Tadikonda, vice president of Solutions Engineering in the Synopsys Verification Group
We’re excited to collaborate with Spirent to deliver innovative and comprehensive virtual test solutions based on the high performance of ZeBu emulation systems and the Spirent TestCenter platform to perform pre- to post-silicon validation.
